

Accelerating MCAE with GPUs

Information Sciences Institute



15 Sept 2010
Bob Lucas, Gene Wagenbreth, Dan Davis, Roger Grimes {rflucas,genew,ddavis}@isi.edu and grimes@lstc.com

maintaining the data needed, and of including suggestions for reducing	lection of information is estimated to completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar OMB control number.	ion of information. Send comments arters Services, Directorate for Information	regarding this burden estimate or mation Operations and Reports	or any other aspect of th , 1215 Jefferson Davis l	is collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE 15 SEP 2010		2. REPORT TYPE		3. DATES COVE 00-00-2010	red to 00-00-2010	
4. TITLE AND SUBTITLE				5a. CONTRACT	NUMBER	
Accelerating MCA	5b. GRANT NUMBER					
				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)			5d. PROJECT NUMBER			
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANI Information Science	ZATION NAME(S) AND ACCES Institute, , ,	DDRESS(ES)		8. PERFORMING REPORT NUMB	GORGANIZATION ER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)			
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release; distributi	on unlimited				
the Lockheed Mar	otes sed on research spot tin Corporation and agreement numbers	SimIS, Inc., and or	research sponso	red by the Ai		
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF	18. NUMBER OF PAGES	19a. NAME OF	
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	Public Release	34	RESPONSIBLE PERSON	

Report Documentation Page

Form Approved OMB No. 0704-0188



Outline



MCAE Sparse Solver Bottleneck Review of Multifrontal Method Adding a GPU Performance Results Future Directions





MCAE



Mechanical Computer Aided Engineering

ISVs ABAQUS, ANSYS, LS-DYNA, & NASTRAN

GOTS Alegra, ALE3D, CTH, & ParaDYN

Broad range of capabilities

Static analysis

Vibration analysis

Crash analysis






Defense Examples







Shaped charge Courtesy FEA Info & LSTC

CH47 Landing
Courtesy FEA Info & Boeing





Computational Bottleneck



Total time
Linear solver
Factorization

2057 sec.

1995 sec.


97%

1981 sec.

96%

AWE benchmark
230K 3D Finite Elements
Courtesy LSTC








Toy Sparse Matrix



```
do 4 k = 1, 9
        do 1 i = k + 1, 9
          a(i, k) = a(i,k) / a(k,k)
        continue
        do 3 j = k + 1, 9
          do 2 i = k + 1, 9
             a(i,j) = a(i,j) -
                       a(i,k) *
     1
     2
                       a(k,j)
          continue
3
        continue
      continue
```


1	4	7
2	5	8
3	6	9





USC Viterbi Multifrontal View of the Toy Matrix








A Real Problem: "Hood"




Automotive Hood Inner Panel Springback using LS-DYNA





"Hood" Elimination Tree





Each frontal matrix's triangle scaled by operations required to factor it.





Two Sources of Concurrency



Concurrency within frontal matrices
Small P => column wrap
Large P => 2D (ala LINPACK benchmark)


Concurrency across elimination tree
Frontal matrices only dependent on children
"Subtree – subcube" typically used
Limits communication





Shared Memory Concurrency







Why Explore GPUs?



Ubiquitous, cheap, high performance!

GFLOPS






Figure 1-1. Floating-Point Operations per Second for the CPU and GPU

GPU Architecture






Multiple SIMD cores

Multithreaded O(1000) per GPU

Banked shared memory 16 Kbytes C1060 48 Kbytes C2050

Simple thread model
Only sync at host





A set of SIMD multiprocessors with on-chip shared memory.



Fortran vs CUDA



```
do j = jl, jr
  do i = jr + 1, ld
    x = 0.0
    do k = jl, j - 1
       x = x + s(i, k) * s(k, j)
    end do
    s(i, j) = s(i, j) - x
  end do
end do
```

```
ip=0;
for (j = jl; j <= jr; j++) {
  if(ltid <= (j-1)-jl){
    gpulskj(ip+ltid) = s[IDXS(jl+ltid,j)];
  ip = ip + (j - 1) - jl + 1;
__syncthreads();
for (i = jr + 1 + tid; i <= ld;
     i += GPUL THREAD COUNT) {
  for (j = jl; j <= jr; j++) {
    gpuls(j-jl,ltid) = s[IDXS(i,j)];
  ip=0;
  for (j = jl; j <= jr; j++) {
   x = 0.0f;
    for (k = jl; k \le (j-1); k++)
     x = x + gpuls(k-jl,ltid) * gpulskj(ip);
      ip = ip + 1;
     gpuls(j-jl,ltid) -= x;
  for (j = jl; j <= jr; j++) {
    s[IDXS(i,j)] = gpuls(j-jl,ltid);
```






Initial Experiment



Assemble frontal matrix on host CPU

Initialize by sending panel of assembled frontal matrix

Only large frontal matrices due to high cost of sending data to and from GPU








Eliminate panels



Factor diagonal block

Note: host is faster, but its better to avoid data transfer








Eliminate panels



Eliminate off-diagonal panel

Earlier CUDA code








Fill Upper Triangle










Update Schur Complement



Update panels with DGEMM

DGEMM is extremely fast!

We've observed >100 GFlop/s Tesla C2050 (i4r8)








Update Schur Complement



Wider panels in Schur complement

DGEMM is even faster








Return Entire Frontal Matrix



Return error if diagonal of 0.0 encountered or pivot threshold exceeded

Otherwise complete frontal matrix is returned

Schur complement added to initial values on host CPU







Factoring a Frontal Matrix Timing on C1060 (i4r4)



Method Name	GPU msec	%GPU time	
Copy data to and from GPU	201.0	32.9%	
Factor 32x32 diagonal blocks	42.6	7.0%	
Eliminate off diagonal panels	37.0	6.1%	
Update with SGEMM	330.6	54.1%	
Total time	611.4	100.0%	



Calibrating Expectations Dense Kernel Performance



Intel Nehalem Host

2 sockets * 4 cores * {4,2} ALUs * 2.6 GHz We get ~80 GFlop/s (r4) and 53 GFlop/s (r8)

NVIDIA Tesla C1060

30 processors * {8,1} ALUs * 1.3 GHz We get 170 GFlop/s (r4)

NVIDIA Tesla C2050 (aka, Fermi)
28 processors * {16,8} ALUs * 1.15 GHz
We get 97 GFlop/s (r8)



Kernel Performance (i4r8) C2050 vs 8 Nehalem Cores




Upper GPU, lower CPU - red means GPU is faster

		Update	Order	
Degree	1024	2048	3072	4096
512	N/A 22.8	23.5 47.0	32.3 49.9	42.0 51.5
1024	22.3 43.2	42.5 48.1	57.0 50.5	66.7 51.8
1536	36.2 42.2	55.5 49.0	68.8 49.9	77.3 52.0
2048	47.9 46.8	66.6 49.8	78.2 51.2	86.1 52.2
2560	57.0 48.0	73.9 50.3	83.6 51.5	91.5 52.0
3072	65.6 49.0	80.1 50.8	89.0 51.4	97.4 52.6



What goes on GPU?





Handful of large supernodes near the root of the tree





Computational Bottleneck



Total time
Linear solver
Factorization
Suitable for GPU?

2057 sec.

1995 sec.

1981 sec.


97%

96%

88%

AWE benchmark
230K 3D Finite Elements
Courtesy LSTC









Number of Supernodes & Factor Operations in Tree





Number of SuperNodes and Factor Operations per Level









Multicore Performance (i4r4) vs. the Elimination Tree












LS-DYNA Implicit CPU vs. CPU & GPU (i8r8)









Near-term Future Bigger Problems



- Problems that don't fit in GPU memory
 - Out-of-core to host memory?
- Performance Optimization
 - Better NVIDIA libraries
 - Re-optimize our CUDA kernel
 - Overlap computation & communication
- Pivoting for numerical stability
- Distributed memory (e.g., MPI)
 - One GPU per Supernode
- USC
- Kernel with MPI and GPUs



CUBLAS 3.2 is Faster



CUBLAS 3.2 based on UTK's MAGMA

We've seen:

SGEMM 398 Gflop/s

DGEMM 231 Gflop/s





Longer-term Future Smaller Problems



- Factor smaller frontal matrices on GPU
 - Maintain real stack on GPU
 - Assemble initial values on GPU
- If the entire matrix fits on the GPU
 - Forward and back solves
 - Exploit GDRAM memory B/W





Summary



Factoring large frontal matrices on Nvidia C2050

Sped up LS-DYNA implicit

Another factor of 2X likely

Explicit will be much harder

Similar results for other implicit MCAE codes

BCSLIB-GPU too

ISVs slowly to come to market

Modest speedup

Support and pricing issues





Research Partially Funded by JFCOM and AFRL



This material is based on research sponsored by the U.S. Joint Forces Command via a contract with the Lockheed Martin Corporation and SimIS, Inc., and on research sponsored by the Air Force Research Laboratory under agreement numbers F30602-02-C-0213 and FA8750-05-2-0204. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the U.S. Government. Approved for public release; distribution is unlimited.

